

J Whitmore, A. Baumbaugh, J.E.Holm, K. Knickerbocker, S. Los,
C.Rivetta, Ranzhin, Shenai, Yarema (Presenter), T. Zimmerman

Abstract

Over a 10 year operating period, the CMS Hadron Calorimeter (HCAL) detector will be exposed to radiation fields of approximately 1 kRad. Single-event upsets (SEUs) and a neutron fluence of $2.4 \times 10^{12} \text{ cm}^{-2}$ are expected to produce an SEE such as SEU or and a neutron fluence of $2.4 \times 10^{12} \text{ cm}^{-2}$ front-end electronics must be qualified to survive this radiation environment with no degradation in performance. An SEL is a potentially event resulting from triggering a controlled recti digital components in this environment can experience single-event upset (SEU) and single-event latch-up (SEL). A measurement of these single-event effects (SEE) for all components is necessary in order to understand the level that will be encountered. The front-end electronics chain is shown in Figure 1. Radiation effects in all electronic components of the HCAL front-end system have been studied. Results from these studies will be presented.

The CMS experiment is scheduled to run for 10 years. During this period, some detector elements will be irradiated with a totalizing dose (TID) of 1 Mrad and a neutron fluence of over $1\text{E}16$. However, the HCAL detector will see a much smaller dose. The sections of the HCAL detector will see a




Figure HCAL Front-End Electronics Schematic. TX the Gigabit Optical Link and the VCSEL.




Figure: 2 HCAL Six Channel Front-End P.C. Board

A picture of a prototype 6-channel front-end shown in Figure 2. The major components of the board are (from left to right): two GOL transmitters, two low voltage regulators, and 1 (mounted on back side of the board). In addition to the front-end boards, Clock Control Monitoring (CCM) boards distribute clocks to the front-end boards and provide control and low voltages, and provide serial communication paths for downloading control requirements.

in the radiation zone are calibration modules that provide test (DUT) were placed at the monitoring of the front-end electronics pattern and were illuminated with a diameter beam source, LED, or laser injection inputs. spot. Approximately 25 feet away and behind a

The QIE is fabricated in the Austria Micro Systems (AMS) 08µm BiCMOS process. The CCA is fabricated in the Agilent (formerly 5µm Micron bulk-CMOS process. The QIE has bipolar transistors, while the CCA uses only MOS. Bipolar transistors in the AMS process have been studied previously [6], and circuits have been proven tolerant up to a dose of 10 Mrad. The

effects from displacement damage are explored in irradiations were done in two steps where the reported here. SEU susceptibility has been investigated with 10 year full dose equivalent to as test shift registers for both Agilent AMS processes. Subsequently, the devices Four different flip-flop cell layouts were studied for each process. Results are presented in Section I. probabilities with adequate statistics. The SE

Radiation effects on other major components of this system also have been investigated. Some components, like the GOL and the low voltage regulators, have been developed in radiation hard processes [7,8]. The VCSEL has been tested by the manufacturer at much higher radiation levels than will be seen by HCAL, but with a different packaging. We have studied the VCSEL in the final packaging that will be used in the HCAL system. Single-event Burnout (SEB) was studied for the HPD. Commercial front-end components (PECL clocking chips, transceivers, MUX, temperature sensors, VCSELs) were studied for Components with acceptable SEU levels and susceptibility have been selected.

I. RADIATION FACILITY AND PROCEDURE

Most of the radiation effects studies reported here were done using the Indiana University Cyclotron Facility (IUCF) 200 MeV proton cyclotron in Bloomington, Indiana. The correlation for bulk damage induced protons at fixed energy and that for the predicted neutron spectrum at the location of the electronics has been calculated [1] for a variety of proton energies. The high-energy proton beam at IUCF was selected as opposed to the more common facilities for several reasons:

- TID is a factor of 2.3 lower per proton allowing higher fluences per test device.
- Linear energy transfers up to $2/25 \text{ MeV-cm}$ reached.
- Ten percent of the interactions have linear energy transfers above 8 MeV-cm .
- Fission reactions are possible with unpurified beam species, and can trigger a destructive SEU on the device. Data were run.

Since typical linear energy transfer figures for the CMS environment are less than 2.5 MeV-cm , a device that is insensitive to latch-up beam is expected to be immune to latch-up in the CMS environment. Radiation effects studies of low voltage DC-DC converters at 60, 200, and 300 MeV were performed at Louvain-la-Neuve, Belgium, IUCF, and Paul Scherrer Institute, Switzerland. The proton beam intensity was selected so that a statistically significant number of single event

III. AGILENT AND AMS STUDIES

Shift registers of several different transistor configurations were produced in both 5µm bulk-CMOS and AMS 0.8µm BiCMOS processes for these radiation studies. Three to four shift registers were operated simultaneously at 40 MHz while beam was on. Data were downloaded at the beginning of each run. Data from the register outputs were taken through the inputs, clocking through the registers. The registers were read out once every 15 seconds. The data pattern was refreshed after every reading. The tally of the number of single event upsets per register were logged in a file after each reading.

The proton beam intensity was selected so that a statistically significant number of single event

observed. The beam was tuned for the AMS shift minimum size transistors with a guard ring, and registers individually, slowly increasing the intensity until scaled by a factor of two with to two SEUs were observed per minute of beam added. Agilent chips operate with a 3.3V power the device. The optimal running condition for data processes was determined to be ~6.4E12 p/cm². Most runs lasted ~20 minutes and reached a fluence of 6.4E12 total back of the chip, angle 80° with respect to the normal ionizing dose of 1.90

Devices were tested at nominal operating temperature by blocked into the registers for monitoring surrounding the device with resistors, which were used as heaters. For the HCAL environment, the nominal operating cross section for the device was temperature is estimated to be ~45 taking the total number of errors divided by the flip-flops times the fluence. It is effectively

The three shift registers on chip each have a chain of 256 D flip-flops connected in a cascade, three clock drivers, and three output drivers. The first design contains sections for the minimum size (0.15µm) devices, the second contains

Table 1 Results Agilent SEU studies. SEU cross-section is calculated by # SEE/fluence (n/c

Dev. No.	Beam Angle	Bit Patt.	TID (kRad)	Fluence (p/cm ²)	Reg. No.	0→1	1→0	Total Error	X-Sec (cm ²)
1	0	Alt	391	6.44E12	1	42	8	50	0.305E-13
					2	28	3	31	0.189E-13
					3	7	0	7	0.427E-14
3	0	Alt	391	6.44E12	1	43	6	49	0.299E-13
					2	33	8	41	0.250E-13
					3	4	0	4	0.244E-14
5	80	Alt	195	3.2E12	1	25	10	35	0.427E-13
					2	19	1	20	0.244E-13
					3	10	0	10	0.122E-13
5	45	Alt	195	3.2E12	1	30	6	36	0.439E-13
					2	20	1	21	0.256E-13
					3	5	0	5	0.610E-14
2	0	0s	195	3.2E12	1	33	0	33	0.403E-13
					2	19	0	19	0.232E-13
					3	2	0	2	0.244E-14
2	0	1s	195	3.2E12	1	0	4	4	0.488E-14
					2	0	2	2	0.244E-14
					3	0	0	0	<0.122E-14
4	180	Alt	391	6.4E12	1	49	5	54	0.330E-13
					2	28	8	36	0.220E-13
					3	Not a functioning register			

One effect observed was that more upsets occurred in drivers. The first register had registers with the minimum size transistors than in the register second had minimum size plus with the larger transistors, when the beam was normal to the third had transistors scaled by chips. There were also fewer upsets for the with guard rings than in the fourth case, an SEU to minimum feature size with guard rings than was created. The register contained 64 flip-flops. As expected, SEU errors of a 0 changing to a 1 occurred more frequently than a 1 changing to a 0. Register 3, which has twice minimum size transistors plus the guard ring, was least sensitive to upsets. However, register 3 was more sensitive to all 0s was clocked into the device was not carried by the limited number of parts available. Shift thin, so that there is a large increase in the sensitive volume of the device. The ones with minimum size transistors, which a particle passes through when the beam is directed ID during the run. Consequently, the errors, nearly parallel to the face of the chip (as the fluence listed in the table for these register 80° run). No latch-ups occurred for any of the registers delivered at the time that these SEUs occurred.

The AMS chip had four shift registers. The registers were also difficult to determine contained a chain of 256 flip-flops connected in a cascade. The last register was comprised of 64 flip-flops connected in a cascade. There were four channels and maximum SEU rate is set at 5 events

reading. This effectively removes the data beam which is parallel to the chip. There were no register is failing from TID. Tests results are of the registers.
Table 2.

A follow-up study was conducted on the AMS c the SEU to verify that the failure of the first register. Register 3, with two times minimum transistorizing radiation. Chips were tested upo is less susceptible to upsets than Registers 1 and 2, which had weeks annealing time. Regis minimum transistor size. Because registers 1 and 2 failed. Two of the chips were th during the runs in which the beam angle changed later 800 annealing. After 10054 hrs. This corres 45°, its harder to draw a conclusion about the sensitivity of room temperature. After ann the smaller transistors to increased beam angle. However, indicating that the failure is apparent that Register 3 is more likely ionizing radiation and not displacement damage.

Table 2 Results for AMS SEU studies.


Dev. No.	Beam Angle	Bit Patt.	TID (kRad)	Fluence (p/cm ²)	Reg. No.	0⇒1	1⇒0	Total Error	X-Sec (cm ²)
4	0	Alt	261	4.30E12	1	64	6	70	0.636E-13
			239	3.94E12	2	43	1	44	0.436E-13
			391	6.44E12	3	2	0	2	0.121E-14
			391	6.44E12	4	0	0	0	<0.243E-14
6	0	Alt	243	4.00E12	1	68	5	73	0.713E-13
			233	3.84E12	2	42	2	44	0.448E-13
			391	6.44E12	3	1	0	1	0.610E-15
			391	6.44E12	4	0	0	0	<0.244E-14
7	80	Alt	194	3.20E12	1	54	14	68	0.830E-13
			184	3.02E12	2	43	3	46	0.595E-13
			194	3.20E12	3	6	0	6	0.732E-14
			194	3.20E12	4	0	0	0	<0.488E-14
7	45	Alt	20	3.20E12	1	11	3	14	0.116E-12
					2	Dead			
			194	3.20E12	3	3	0	3	0.366E-14
			194	3.20E12	4	0	0	0	<0.488E-14
2	180	Alt	218	3.59E12	1	38	4	42	0.457E-13
			203	3.34E12	2	41	5	46	0.538E-13
			391	6.40E12	3	1	0	1	0.610E-15
					4	Not a functioning register			

A test was conducted to measure the possibility of single event burnout events (displacement damage on bipolar transistors from the AMS destroy an HPD. These events could um BiCMOS process. The beta of the two NPN high energy neutron produces a large energy tra a chip, one minimum size (0.3um) the other larger the HPD silicon near the high field region of (29um X 0.8um), were measured before irradiation. these studies, an HPD was placed in a beam transistors were not biased during irradiation. The device was and irradiated to the 10 year equivalent exposu put into the 200 MeV proton beam for a total exposure of 100V. The HPD bias voltage was varied b 5E11 p/cm² corresponding to ionizing radiation, 150V, and 200V. No dependence on voltage The betas of the two transistors were re-measured six weeks with indication of avalanche events. The i after exposure. Beta at the operating point of the device, leakage current was consistent with the previ roughly ~1A, decreased by 8.6% for the smaller transistor studies. Details of the SEB study are reported : and 11.1% for the larger transistor. Figure 3 shows a plot of beta versus operating current for the minimum size transistor. V-COMMERCIAL PARTS before and after irradiation. The chip was then subjected to The Actel A54SX72A FPGA will be used to down accelerated annealing and 10068 hrs. Beta increased information via the slow data path. For the pu by 2% for the small transistor and 3.4% for the large test, the device was configured as a 256-bit similar to the AMS studies. During irradiati devices were monitored for SEU and FEAs at these bipolar parts that are sensitive to TID. Con devices stopped functioning after 150 chips were irradiated further, to set an SEL limit of les been reported on previously [13]. An additional Control Module (CCM) board failure per 4 years o

IV. HPD STUDIES

Studies in which HPDs underwent low energy neutron irradiation to the level that will be seen by the HCAL have been reported on previously [13]. An additional Control Module (CCM) board failure per 4 years o

SEUs were seen at an acceptable level of 1 SEU per board-year for DC-DC converters (V375B5C200A week. SELs were seen, but current draw for V375B12C250A, V300B12C250AL, V300B5C200A) were increased roughly 50-75% after the device stopped operating against destruct functioning. The Philips I2C transceiver (PC2196) was irradiated up to 2 Mrad with protons MeV,60 tested. This part was irradiated to a level 20 Mrad almost 300 krad protons. SEB induced failures to be set of less than 1 SEL per 4 years of operation for V375B5C200A and V300B12C250AL, although device was also sensitive to TID and stopped conducting backup to perform flash backup of 1.0~50 kRad, so the SEU data collected were 3n6 Ellipse, if the input voltage in the range c However, because of the logic levels of the 2552-B00V we Alan converters operated without fail to replace the device with the 82B715 Bus External Neutral The fluence when de-rating the input 82B715 will be tested in October 2002. output voltages. Results are presented in [15].



VI. SUMMARY

Figure 3 Beta versus operating current for a minimum size NPN transistor before (top) and after (bottom) a more stringent specification requiring no SEL ()

environment by de-rating the input and output [7] M. Pereira, Proc., of 7th Workshop on indication of avalanche events was seen Electronics for LHC Experiments, Sweden, 10-14 Commercial support components for the front-end board have been irradiated and radiation tolerant devices have been selected. Irradiation studies on production layout front-end boards will be conducted in late autumn 2002 [8] P. Bojima, et al., Proc., of 5th Workshop on Electro- for the LHC Experiments (LEB98), Colorado, 20-24 Sep 1999.

VII. ACKNOWLEDGEMENTS

We would like to thank the staff at Indiana University and P.M. O'Neill, Instrum Meth Cyclotron for the use of their facilities. In particular, A. Baumbaugh, 1998, would like to thank Chuck Foster and Ken Nelson of IUUCF [10] Kinnison, "COTS in CMS Workshop," present for their help in conducting these studies. at the CMS Cots Workshop, http://cmsdoc.cern.ch/~gst/cmsscots/JKinnison_slic

VIII. REFERENCES

- [1] Faccio, et al., "A Global Radiation Test Plan for CMS Electronics in MGAs and Experimental Hall," http://cmsdoc.cern.ch/~faccio/presprop.pdf
- [2] CMS, The Hadron Calorimeter Technical Design Report, CERN/LHCC 97-31, June 20, 1997.
- [3] Pushman, et al., Nucl Instrum Meth. A44:289-294, 2000.
- [4] A. Baumbaugh, Proc. of 4th Workshop on Electronics for LHC Experiments (LEB98), Rome, 21-25 Sep 1998.
- [5] Narema, et al., these proceedings.
- [6] D. J. White, Nucl Instrum Meth. A457:369:377, 2001.
- [7] M. Pereira, Proc., of 7th Workshop on indication of avalanche events was seen Electronics for LHC Experiments, Sweden, 10-14 Commercial support components for the front-end board have been irradiated and radiation tolerant devices have been selected. Irradiation studies on production layout front-end boards will be conducted in late autumn 2002
- [8] P. Bojima, et al., Proc., of 5th Workshop on Electro- for the LHC Experiments (LEB98), Colorado, 20-24 Sep 1999.
- [9] P. M. O'Neill, et al. Nucl Sci Trans. 44, pp. 2311-2314, Dec. 1997.
- [10] Kinnison, "COTS in CMS Workshop," present at the CMS Cots Workshop, http://cmsdoc.cern.ch/~gst/cmsscots/JKinnison_slic
- [11] A. Baumbaugh, Nucl Instrum Meth. A40:275-277, 1998.
- [12] C. Foster, Proc abf, 14th International Conference on the Application of Accelerators in and Industry, April, 1997.
- [13] Pushman, et al., Nucl Instrum Meth. A41:304-313, 1998.
- [14] A. Baumbaugh, et al., "Results of Hybrid Irradiation by 200-MeV Protons," FERMILAB-TM-216: Dec 2001.
- [15] Rivetta et al., "Single Event DC-DC Converters for the LHC Experiments," FERMILAB-COI-01-250-F, Sep 2001. Presented at CADECS 2001, France, Sep 10-14, 2001.
- [16] Khurana, Honeywell Engineer, private communication.
- [17] M. N. Liu, et al. Nucl Trans. 39, No. 6, p. 1679